


# GaAs MMIC

## Data Sheet

**CGY 196**

- Multiband Power Amplifier [800 ... 3500 MHz]
- DECT, PHS, PWT, Bluetooth, ISM900, ISM2400, WLL
- Single Voltage Supply
- Operating voltage range: 2 V to 6 V
- $P_{\text{out}} = 25.5 \text{ dBm}$  at  $V_d = 2.4 \text{ V}$
- $P_{\text{out}} = 26.0 \text{ dBm}$  at  $V_d = 3.0 \text{ V}$
- $P_{\text{out}} = 29.0 \text{ dBm}$  at  $V_d = 5.0 \text{ V}$
- Overall power added efficiency up to 50%
- Easy external matching




ESD: Electrostatic discharge sensitive device, observe handling precautions!

Type	Marking	Ordering Code (taped)	Package
CGY 196	D6s	Q62702-G0080	SCT-598

Maximum Ratings	Symbol	Value	Unit
Positive supply voltage	$V_D$	6	V
Supply current	$I_D$	1.0	A
Maximum input power	$P_{\text{in\_max}}$	20	dBm
Channel temperature	$T_{\text{Ch}}$	150	°C
Storage temperature	$T_{\text{stg}}$	- 55 ... + 150	°C
Total power dissipation ( $T_s \leq 80 \text{ °C}$ ) $T_s$ : Temperature at soldering point	$P_{\text{tot}}$	1.0	W
Pulse peak power	$P_{\text{Pulse}}$	2.0	W

Thermal Resistance	Symbol	Value	Unit
Channel-soldering point	$R_{\text{thChs}}$	70	K/W



**Figure 1 Functional Block Diagram**

Pin #	Symbol	Configuration
1	RFin/Vg	RF input power + Gate voltage [0 V internal]
2	GND	RF and DC ground
3	VD2	Pos. drain voltage of the 2 <sup>nd</sup> stage
4	n.c.	not connected
5	n.c.	not connected
6	RFout/VD3	RF output power/Pos. drain voltage of the 3 <sup>rd</sup> stage
7	GND	RF and DC ground
8	VD1	Pos. drain voltage of the 1 <sup>st</sup> stage

## DC Characteristics

Characteristics	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Drain current stage 1 - 3	$I_{DSS1}$	30	45	75	mA	$V_D = 3 \text{ V}$
	$I_{DSS2}$	45	65	110	mA	$V_D = 3 \text{ V}$
	$I_{DSS2}$	230	340	515	mA	$V_D = 3 \text{ V}$
Transconductance stage 1 - 3	$G_{fs1}$	50	90	130	mS	$V_D = 3 \text{ V},$ $I_D = 50 \text{ mA}$
	$G_{fs2}$	80	130	170	mS	$V_D = 3 \text{ V},$ $I_D = 300 \text{ mA}$
	$G_{fs3}$	150	220	300	mS	$V_D = 3 \text{ V},$ $I_D = 300 \text{ mA}$

## Determination of Permissible Total Power Dissipation for Continuous and Pulse Operation


The dissipated power is the power which remains in the chip and heats the device. It does not contain RF signals which are coupled out consistently.

### a) Continuous Wave/DC Operation

For the determination of the permissible total power dissipation  $P_{\text{tot-DC}}$  from the diagram below it is necessary to obtain the temperature of the soldering point  $T_S$  first. There are two cases:

- When  $R_{\text{thSA}}$  (soldering point to ambient) is not known: Measure  $T_S$  with a temperature sensor at the leads where the heat is transferred from the device to the board (normally at the widest source or ground lead for GaAs). Use a small sensor of low heat transport, for example a thermoelement (< 1 mm) with thin wires or a temperature indicating paper while the device is operating.
- When  $R_{\text{thSA}}$  is already known:  $T_S = P_{\text{diss}} \times R_{\text{thSA}} + T_A$

## Permissible Total Power Dissipation in DC Operation




### b) Pulsed Operation

For the calculation of the permissible pulse load  $P_{tot\max}$  the following formula is applicable:

$$P_{tot\max} = P_{tot\ DC} \times \text{Pulse factor} = P_{tot\ DC} \times (P_{tot\max}/P_{tot\ DC})$$

Use the values for  $P_{tot\ DC}$  as derived from the above diagram and for the pulse factor =  $P_{tot\max}/P_{tot\ DC}$  from the following diagram to get a specific value.

## Pulse Factor



$P_{\text{tot max}}$  should not exceed the absolute maximum rating for the dissipated power

$P_{\text{Pulse}}$  = "Pulse peak power" = 2 W

### c) Reliability Considerations

This procedure yields the upper limit for the power dissipation for continuous wave (cw) and pulse applications which corresponds to the maximum allowed channel temperature. For best reliability keep the channel temperature low. The following formula allows to track the individual contributions which determine the channel temperature.

$T_{\text{ch}} =$	$(P_{\text{diss}} / \text{Pulse Factor} \times R_{\text{thChs}}) + T_s$		
Channel temperature	Power dissipated in the chip, divided by the applicable pulse factor	$R_{\text{th}}$ of device from channel to soldering point	Temperature of soldering point, measured or calculated
(= junction temperature)	(= 1 for DC and CW). It does not contain decoupled RF-power		

**Electrical Characteristics, 3.0 V DECT-Application,  $f = 1.89$  GHz**
 $T_A = 25^\circ\text{C}$ ,  $f = 1.89$  GHz,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified


<b>Characteristics</b>	<b>Symbol</b>	<b>Limit Values</b>			<b>Unit</b>	<b>Test Conditions</b>
		<b>min.</b>	<b>typ.</b>	<b>max.</b>		
Supply current	$I_{DD}$	—	300	500	mA	$V_D = 3.0$ V; $P_{in} = + 0$ dBm
Supply current	$I_{DD}$	—	450	700	mA	$V_D = 3.0$ V; $P_{in} = - 10$ dBm
Gain	$G$	27	30	33	dB	$V_D = 3.0$ V; $P_{in} = - 10$ dBm
Output Power	$P_o$	24.0	26.0	27.0	dBm	$V_D = 3.0$ V; $P_{in} = 0$ dBm
Overall Power added Efficiency	PAE	35	45	—	%	$V_D = 3.0$ V; $P_{in} = + 0$ dBm
Overall Power added Efficiency	PAE	—	50	—	%	$V_D = 3.0$ V; $P_{in} = 3$ dBm
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 4.8$ V; $P_{in} = - 10$ dBm
Supply current	$I_{DD}$	—	330	600	mA	$V_D = 4.8$ V; $P_{in} = 0$ dBm
Gain	$G$	—	32	—	dB	$V_D = 4.8$ V; $P_{in} = - 10$ dBm
Output Power	$P_o$	26.5	28	30	dBm	$V_D = 4.8$ V; $P_{in} = 3$ dBm
Overall Power added Efficiency	PAE	30	40	—	%	$V_D = 4.8$ V; $P_{in} = 3$ dBm
Overall Power added Efficiency	PAE	—	45	—	%	$V_D = 4.8$ V; $P_{in} = 5$ dBm
Off Isolation	-S21	—	40	—	dB	$V_D = 4.8$ V; $P_{in} = 0$ dBm
Load mismatch	—	No module damage for 10 s			—	$P_{in} = 0$ dBm, $V_D \leq 3.6$ V, $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase

**Electrical Characteristics, 3.0 V DECT-Application,  $f = 1.89 \text{ GHz}$  (cont'd)**
 $T_A = 25 \text{ }^\circ\text{C}$ ,  $f = 1.89 \text{ GHz}$ ,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified


<b>Characteristics</b>	<b>Symbol</b>	<b>Limit Values</b>			<b>Unit</b>	<b>Test Conditions</b>
		<b>min.</b>	<b>typ.</b>	<b>max.</b>		
Load mismatch	–	No module damage for 10 s			–	$P_{in} = 3 \text{ dBm}$ , $V_D \leq 5.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase
Stability	–	All spurious output more than 70 dB below desired signal level.			–	$P_{in} = 0 \text{ dBm}$ , $V_D \leq 3.6 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 10:1 for all phase
Stability	–	All spurious output more than 70 dB below desired signal level.			–	$P_{in} = 3 \text{ dBm}$ , $V_D \leq 5.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 10:1 for all phase

## Electrical Characteristics (3.0 V DECT-Application, $f = 1.89$ GHz)


**Output Power and Power Added Efficiency,  $V_D = 3.3$  V, duty cycle 10%**



**Output Power and Power Added Efficiency,  $V_D = 5.0$  V, duty cycle 10%**




pulsed mode:  $T = 417$  ms, duty cycle 12.5%




**Figure 2 S-Parameter**, pulsed mode:  $T = 417 \mu\text{s}$ , Duty Cycle 12.5%,  
 $P_{\text{in}} = 0 \text{ dBm}$ ,  $V_d = 3.3 \text{ V}$


$P_{\text{out}}, I_d = f(V_d)$ ,  $P_{\text{in}} = 0 \text{ dBm}$   
 (pulsed mode:  $T = 417 \mu\text{s}$ , duty cycle  
 12.5%)




$P_{\text{out}}$  vs.  $T$ ,  $V_d = 3.0 \text{ V}$ ,  
 duty cycle = 10%,  $P_{\text{in}} = 0 \text{ dBm}$




**Harmonic Distortion,  $V_d = 3.3 \text{ V}$**



**Harmonic Distortion,  $V_d = 4.8 \text{ V}$**




 $C_1 = C_2 = C_3 = 100 \text{ nF}$ 
 $C_4 = 3.3 \text{ pF}$ 
 $C_5 = C_6 = 680 \text{ pF}$ 
 $R_1 = 2.7 \Omega$ 

EHT08756

**Figure 3 Test Board Layout (3.0 V DECT-Application,  $f = 1.89 \text{ GHz}$ )**

**Electrical Characteristics 2.4 V DECT-Application  $f = 1.89 \text{ GHz}$** 
 $T_A = 25^\circ\text{C}$ ,  $f = 1.89 \text{ GHz}$ ,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified

<b>Characteristics</b>	<b>Symbol</b>	<b>Limit Values</b>			<b>Unit</b>	<b>Test Conditions</b>
		<b>min.</b>	<b>typ.</b>	<b>max.</b>		
Supply current	$I_{DD}$	—	340	—	mA	$V_D = 2.4 \text{ V}$ ; $P_{in} = + 0 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 2.4 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	25.5	—	dBm	$V_D = 2.4 \text{ V}$ ; $P_{in} = 0 \text{ dBm}$
Overall Power added Efficiency	PAE	—	44	—	%	$V_D = 2.4 \text{ V}$ ; $P_{in} = + 0 \text{ dBm}$
Supply current	$I_{DD}$	—	320	—	mA	$V_D = 2.2 \text{ V}$ ; $P_{in} = + 0 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 2.2 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	24.7	—	dBm	$V_D = 2.2 \text{ V}$ ; $P_{in} = 0 \text{ dBm}$
Overall Power added Efficiency	PAE	—	42	—	%	$V_D = 2.2 \text{ V}$ ; $P_{in} = + 0 \text{ dBm}$
Supply current	$I_{DD}$	—	380	—	mA	$V_D = 3.0 \text{ V}$ ; $P_{in} = + 0 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 3.0 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	27.0	—	dBm	$V_D = 3.0 \text{ V}$ ; $P_{in} = 0 \text{ dBm}$
Overall Power added Efficiency	PAE	—	44	—	%	$V_D = 3.0 \text{ V}$ ; $P_{in} = + 0 \text{ dBm}$
Off Isolation	-S21	—	35	—	dB	$V_D = 0 \text{ V}$ ; $P_{in} = 0 \text{ dBm}$
Load mismatch	—	No module damage for 10 s			—	$P_{in} = 0 \text{ dBm}$ , $V_D \leq 3.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase


**Electrical Characteristics 2.4 V DECT-Application  $f = 1.89$  GHz (cont'd)**
 $T_A = 25^\circ\text{C}$ ,  $f = 1.89$  GHz,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified


Characteristics	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Load mismatch	—	No module damage for 10 s			—	$P_{in} = 3$ dBm, $V_D \leq 5.0$ V, $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase
Stability	—	All spurious output more than 70 dB below desired signal level.			—	$P_{in} = 0$ dBm, $V_D = 3.0$ V, $Z_S = 50 \Omega$ Load VSWR = 3:1 for all phase
Stability	—	All spurious output more than 70 dB below desired signal level.			—	$P_{in} = 3$ dBm, $V_D = 5.0$ V, $Z_S = 50 \Omega$ Load VSWR = 3:1 for all phase

$$P_{out}, I_d = f(V_d), P_{in} = 0 \text{ dBm}$$

(pulsed mode:  $T = 417 \mu\text{s}$ , duty cycle 12.5%),

2.4 V Application





**Figure 4      Test Board Layout (2.4 V DECT-Application,  $f = 1.89 \text{ GHz}$ )**

### Electrical Characteristics (2.4 GHz ISM-Application)

$T_A = 25^\circ\text{C}$ ,  $f = 1.89 \text{ GHz}$ ,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified

Characteristics	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Supply current	$I_{DD}$	—	300	—	mA	$V_D = 3.3 \text{ V}$ ; $P_{in} = + 3 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 3.3 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	26.0	—	dBm	$V_D = 3.3 \text{ V}$ ; $P_{in} = + 3 \text{ dBm}$
Overall Power added Efficiency	PAE	—	40	—	%	$V_D = 3.3 \text{ V}$ ; $P_{in} = + 3 \text{ dBm}$
Off Isolation	-S21	—	34	—	dB	$V_D = 0 \text{ V}$ ; $P_{in} = 3 \text{ dBm}$
Supply current	$I_{DD}$	—	300	—	mA	$V_D = 4.8 \text{ V}$ ; $P_{in} = + 6 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 4.8 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	27.5	—	dBm	$V_D = 4.8 \text{ V}$ ; $P_{in} = + 6 \text{ dBm}$
Overall Power added Efficiency	PAE	—	40	—	%	$V_D = 4.8 \text{ V}$ ; $P_{in} = + 6 \text{ dBm}$
Off Isolation	-S21	—	34	—	dB	$V_D = 0 \text{ V}$ ; $P_{in} = 3 \text{ dBm}$
Load mismatch	—	No module damage for 10 s			—	$P_{in} = 3 \text{ dBm}$ , $V_D \leq 3.6 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase
Load mismatch	—	No module damage for 10 s			—	$P_{in} = 6 \text{ dBm}$ , $V_D \leq 5.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase


### Electrical Characteristics (2.4 GHz ISM-Application) (cont'd)


$T_A = 25^\circ\text{C}$ ,  $f = 1.89 \text{ GHz}$ ,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified

Characteristics	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Stability	—	All spurious output more than 70 dB below desired signal level	—	—	$P_{in} = 3 \text{ dBm}$ , $V_D = 3.6 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 10:1 for all phase	
Stability	—	All spurious output more than 70 dB below desired signal level	—	—	$P_{in} = 6 \text{ dBm}$ , $V_D = 5.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 10:1 for all phase	

### Electrical Characteristics (2.4 GHz ISM-Application)


$P_{out}$ , PAE =  $f(P_{in})$ ,  $V_d = 3.3 \text{ V}$ ,  
 $f = 2.4 \text{ GHz}$  (pulsed mode:  $T = 417 \mu\text{s}$ ,  
duty cycle 12.5%)





**Figure 5 S-Parameter**

$V_d = 3.3 \text{ V}$ ,  $P_{in} = 0 \text{ dBm}$  (pulsed mode:  $T = 417 \mu\text{s}$ , duty cycle 12.5%)



$C_1 = C_2 = C_3 = 100 \text{ nF}$        $C_4 = 1.8 \text{ pF}$        $C_5 = C_6 = 1 \text{ nF}$        $R_1 = 2.7 \Omega$        $L_1 = 3.9 \text{ nH}$   
 EHT08761

**Figure 6    Test Board Layout (2.4 GHz ISM - Application)**

### Electrical Characteristics (900 MHz ISM-Application)

$T_A = 25^\circ\text{C}$ ,  $f = 1.89 \text{ GHz}$ ,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified


Characteristics	Symbol	Limit Values			Unit	Test Conditions
		min.	typ.	max.		
Supply current	$I_{DD}$	—	300	—	mA	$V_D = 3.3 \text{ V}$ ; $P_{in} = + 3 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 3.3 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	26.0	—	dBm	$V_D = 3.3 \text{ V}$ ; $P_{in} = + 3 \text{ dBm}$
Overall Power added Efficiency	PAE	—	40	—	%	$V_D = 3.3 \text{ V}$ ; $P_{in} = + 3 \text{ dBm}$
Off Isolation	-S21	—	34	—	dB	$V_D = 0 \text{ V}$ ; $P_{in} = 3 \text{ dBm}$
Supply current	$I_{DD}$	—	300	—	mA	$V_D = 4.8 \text{ V}$ ; $P_{in} = + 6 \text{ dBm}$
Supply current	$I_{DD}$	—	450	—	mA	$V_D = 4.8 \text{ V}$ ; $P_{in} = - 10 \text{ dBm}$
Output Power	$P_o$	—	27.5	—	dBm	$V_D = 4.8 \text{ V}$ ; $P_{in} = + 6 \text{ dBm}$
Overall Power added Efficiency	PAE	—	40	—	%	$V_D = 4.8 \text{ V}$ ; $P_{in} = + 6 \text{ dBm}$
Off Isolation	-S21	—	34	—	dB	$V_D = 0 \text{ V}$ ; $P_{in} = 3 \text{ dBm}$

**Electrical Characteristics (900 MHz ISM-Application) (cont'd)**
 $T_A = 25^\circ\text{C}$ ,  $f = 1.89 \text{ GHz}$ ,  $Z_S = Z_L = 50 \Omega$ , unless otherwise specified


<b>Characteristics</b>	<b>Symbol</b>	<b>Limit Values</b>			<b>Unit</b>	<b>Test Conditions</b>
		<b>min.</b>	<b>typ.</b>	<b>max.</b>		
Load mismatch	–	No module damage for 10 s			–	$P_{in} = 3 \text{ dBm}$ , $V_D \leq 3.6 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase
Load mismatch	–	No module damage for 10 s			–	$P_{in} = 6 \text{ dBm}$ , $V_D \leq 5.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 20:1 for all phase
Stability	–	All spurious output more than 70 dB below desired signal level			–	$P_{in} = 3 \text{ dBm}$ , $V_D = 3.6 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 10:1 for all phase
Stability	–	All spurious output more than 70 dB below desired signal level			–	$P_{in} = 6 \text{ dBm}$ , $V_D = 5.0 \text{ V}$ , $Z_S = 50 \Omega$ Load VSWR = 10:1 for all phase


## **Electrical Characteristics (900 MHz ISM-Application)**

**$P_{\text{out}}, \text{PAE} = f(P_{\text{in}})$ ,  $V_d = 3.5 \text{ V}$ ,**  
 $f = 900 \text{ MHz [CW]}$ )




**$P_{\text{out}}, \text{PAE} = f(V_d)$ ,  $P_{\text{in}} = 0 \text{ dBm}$ ,**  
 $f = 900 \text{ MHz [CW]}$ )






**Figure 7 S-Parameter,  $V_d = 3.5$  V,  $P_{in} = -5.5$  dBm [cw mode]**



**Figure 8 S-Parameter,  $V_d = 3.5$  V,  $P_{in} = -0.5$  dBm [cw mode]**


 $C_1 = 47 \text{ pF}$   
 $C_2 = 47 \text{ pF}$ 
 $C_3 = 100 \text{ nF}$   
 $C_4 = 5.6 \text{ pF}$ 
 $C_5 = C_6 = 680 \text{ pF}$   
 $C_7 = 1 \text{ pF}$ 
 $R_1 = 2.7 \Omega$   
 $R_2 = 10 \Omega$ 

EHT08766


**Figure 9      Test Board Layout (900 MHz ISM - Application)**

Infineon	High Frequency Semiconductors		
Type CGY 196 GaAs MMIC	Package SCT-598	File C:\TEMP\SCT595-C196_PriLötempf.doc	Date 05.02.1999
<b>Keyword</b>			
<b>Notes on Processing</b>			

## Preliminary Soldering Recommendation

<b>Foot Print</b>	drawing C63060-A2123-A001-01-0027
<b>Soldering</b>	<p>wave soldering: unsuitable</p> <p>reflow soldering: suitable, max. 3 times (IR or VPR)</p>
soldering profile:	
ramp-up preheating	temperature gradient: max. + 2 K/s
ramp-up peak	time at 100 - 150 °C: min. 90 s
exposure to molten solder	temperature gradient max. + 6 K/s
typ. solder temperature	above 183 °C max. 150 s
peak temperature	typ. 215 - 245 °C max. 30 s
ramp-down	max. peak 260 °C max. 10 s
comments	slow ramp-up, long preheating phase and low max. temperature recommended
<b>Solder paste thickness</b>	150 - 200 µm
<b>Control of soldering (voids)</b>	<ul style="list-style-type: none"> <li>- visual inspection</li> <li>- cross sectioning</li> <li>- measurement of case temperature/ thermal resistance case to ambient</li> </ul>
<b>Jedec A-112A</b>	level 1 storage floor life at 30 °C/90% unlimited
<b>IPC-9501 (IPC-4202)</b>	level 111 storage floor life at 30 °C/60% unlimited IR/Convection; max. 245 °C; < 6 K/s

## Package Outlines



GPW09182

### Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Dimensions in mm